Temporal Robustness of Temporal Logic Specifications: Analysis and Control Design